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Abstract. The design and implementation of three analog 
median filter topologies, whose transistors operate in the 
deep weak-inversion region, is described. The first topol-
ogy is a differential pairs array, in which drain currents 
are driven into two nodes in a differential fashion, while 
the second topology is based on a wide range OTA, which 
is used to maximize the dynamic range. Finally, the third 
topology uses three range-extended OTAs. The proposed 
weak-inversion filters were designed and fabricated in ON 
Semiconductor 0.5 m technology through MOSIS. Ex-
perimental results of three-input fabricated prototypes for 
all three topologies are shown, with power consumptions of 
90 nW in the first case, and 270 nW in the other two cases. 
A dual power supply 1.5 Volts was used. 
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1. Introduction 
The use of MOS transistors operating in the weak-in-
version region is a recurring practice, when power con-
sumption is severely restricted in analog circuit design. 
Several applications in neural networks [1], image pattern 
formation [2] and biomedical applications [3], among many 
others, have been reported in recent literature. As a partic-
ular case, fully parallel image processing is an inherent 
application for weak-inversion transistors because of the 
strict low-power requirements allowed on each pixel [4], in 
order to reduce the power consumption of the whole 
processor. 
Nonlinear characteristics have made of median filters 
one of the most widely used in prefiltering applications for 
signal and image processing [4], mainly because their ca-
pability of removing impulsive noise and pixel dropouts 
while the overall image quality is preserved [5]. However, 
real-time digital median filters are computationally expen-
sive [6] because a sorting operation is required for each 
pixel, and a highly complex and very silicon area intensive 
circuitry is required to obtain the median result. Despite 
some works proposing to reduce data involved in the me-
dian computation [3]; parallel implementations of digital 
median filters are still quite limited. 
Several analog implementations of median filters 
have been proposed recently [2-5]. Despite their simplicity, 
most of these applications were based on bipolar transistors 
or MOS transistors working in the linear or saturation 
regions, and the total power consumption of those imple-
mentations sets a limit in the parallel capabilities of their 
applications. The present work describes the implementa-
tion of three topologies of weak inversion median filters, 
where all the used transistors operate in the deep weak-
inversion region. In that fashion, the very low power 
requirements of MOS transistors allows them to overcome 
the power limitations for massive parallel processing 
implementations. The proposed topologies are described in 
Section 2, and the experimental results of a fabricated inte-
grated circuit are presented in Section 3. Finally, some 
conclusions are discussed in Section 4. 
2. Weak-Inversion Median Filter 
Topologies 
Weak-inversion CMOS analog circuits are commonly 
used in applications where very low power consumption is 
required [7]. Furthermore, since MOS transistors have their 
maximum transconductance gain when operate in the limit 
of weak inversion region, single stage comparators, with 
low power consumption characteristics, can be used in the 
implementation of median filters [8].  
2.1 Differential Pair Based Median Filter 
In a MOS transistor operating in the weak-inversion 
region, the drain-source current is given by equation [9]: 
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where VGS is the gate to source voltage, VDS is the drain to 
source voltage, VBS is the bulk to source voltage, I0 is the 
zero bias current,is the electrostatic source-drain cou-
pling, which describes the effectiveness of VGS to control 
the channel current, Vo is the Early voltage, which depends 
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on channel length, and VT is the thermal voltage (26 mV at 
room temperature). As it can be observed, (1) shows some 
similarity with the Ebers-Moll equations, which can be 
explained because similar mechanisms are responsible of 
the current flow in both cases [10]. All proposed circuits 
were designed to operate with an Ibias current of 10 nA, and 
a 1.5 Volts dual power supply. 
When the output voltage Vout is greater than the weak-
inversion saturation condition, VDS > 5 VT [7], a high cur-
rent gain is obtained for small variations of the input volt-
age, and the MOS transistor behaves as a voltage-con-
trolled current source, whose transconductance behavior is 
represented as follows: 
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Fig. 1. Differential pair based median filter. 
Figure 1 shows the first proposed topology, a median 
filter based on differential pairs formed by transistors QA1-3 
and QB1-3, while QC1-3 transistors are used as current 
sources controlled by voltage Vbias. All transistors operate 
in deep weak-inversion region. Transistors QL1 and QL2 are 
used as active loads. For a generic differential pair, if we 
assume V1i and V2i as the i-th input voltage, we can define 
V1i = VCMi + VDMi/2 and V2i = VCMi - VDMi/2 [7], where VCMi 
and VDMi are the common and differential mode voltages of 
the i-th input, respectively. 
  
 2
  tanh
T
DM
biasDM 


V
VII ii
 .  (3) 
An input signal limited to a minimum of 0.5 Volts 
was established in order to maintain all six transistors in 
saturation.  
During circuit operation, for an N-input median filter 
where vi is the datum corresponding to its median, such that 
the ordered input vector is given by: 
 NNiinput vvvvvV ,,...,,...,, 121  . 
The output of the differential pairs corresponding to input 
signals v1,...vi-1, whose values are greater than vi, will satu-
rate in a positive fashion. On the other hand, differential 
pairs corresponding to input signals vi+1,...vN, whose values 
are below vi, will saturate in a negative fashion. 
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where Isat+ and Isat- are the positive and negative saturation 
currents. As the number of data values above vi are the 
same as those that are below this value, the sum of their 
output saturation currents will be equal to zero. Therefore, 
the differential pair corresponding to vi will maintain its 
output current equal to zero, which will set the output volt-
age at the median value vi. 
2.2 Wide Range Median Filter 
Figure 2 shows a second approximation of the median 
filter, which is implemented using an extended-range am-
plifier [11]. Since a simple operational transconductance 
amplifier will not reach output voltages below the mini-
mum voltage Vmin required for saturation condition in the 
input transistors [8], the wide range amplifier uses two 
current mirrors to reflect the differential pair currents into 
the output node. Drain current of transistors Q11-13 are con-
nected to the output through the current mirrors formed by 
Q5-Q6 and Q7-Q8, while drain current of transistors Q21-23 
are connected to the output using the current mirror Q3-Q4. 
Since the output voltage has no effect on the input transis-
tors, it has a range from VDD to ground. 
 
Fig. 2. Wide range median filter. 
As in the previous circuit, the output currents of dif-
ferential pairs will saturate in an alternating way, while the 
other input cell will try to maintain the differences between 
the positive and negative inputs equal to zero, and that will 
maintain the median of the voltages at the output. 
2.3 Modified Wide Range Median Filter 
A further modification of the wide range based me-
dian is shown in Fig. 3. In order to avoid corner effects, 
differential pairs of the wide range amplifier are decoupled. 
Although this solution increases the transistor count, VDS of 
input transistors are not affected by other inputs contribu-
tion. 
To estimate the sensitivity of the median to process 
variation, Monte Carlo simulations for 100 samples, using 
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Fig. 3. Modified wide range median filter. 
the Pelgrom’s model [12], were performed. A 5% standard 
deviation was assumed for threshold voltages and transistor 
dimensions. Figure 4(a) shows the Monte Carlo simulations 
for the differential based median filter, where a higher 
sensitivity is observed, while Figure 4(b) shows the wide 
range median filter Monte Carlo simulations, which was 
the circuit with a better immunity to process variation. 
 
(a) 
 
(b) 
Fig. 4. Monte Carlo simulations: a) Differential based median 
filter, b) Wide range median filter. 
3. Experimental Results 
A microphotograph of all three median filter proto-
types, fabricated using an ON semiconductor technology of 
0.5 m through MOSIS, is shown in Fig. 5. An oscillo-
scope TDS 3054 and three HP33120 arbitrary signal gener-
ators were used for all measurements. 
 
Fig. 5. Microphotograph of all three prototypes. 
 
Fig. 6.  Experimental results of the differential pair based 
median filter. 
 
 
Fig. 7.  Experimental results of wide range median filter. 
In the differential pair based median filter, n-channel 
transistors have dimensions of W = 33 m and L = 2.4 m, 
while dimension of p-channel transistors are W = 9 m and 
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L = 2.4 m. Bias currents of 10 nA, were used. The area 
requirements of the circuit were 55 m x 70 m, and 
a power consumption of 90 nW was estimated. Figure 6 
shows the experimental results of the fabricated differential 
pair based median filter. All channels have 200 mV per 
division scale, and the peak-to-peak amplitude of all input 
signals is approximately 1 Volt. The maximum frequency 
used was of 32 kHz. Figure 6 also shows a problem to 
reach the median of the signal, which is known as an error 
corner, which is caused by a gain problem in the differen-
tial pairs of the filter. That problem will be solved by using 
the other two topologies. 
Figure 7 shows the experimental results of the fabri-
cated prototype of a wide range median filter. As in the 
previously presented topology, n-channel and p-channel 
transistors have a width of W = 33 m and W = 9 m re-
spectively, while the channel length is L = 2.4 m in both 
cases. Bias current of 10 nA were also used, and the area 
required for this topology is lightly increased up to 
70 m x 70 m. The estimated power consumption is also 
increased, which is mainly due to the current copiers, to 
270 nW. Figure 7 shows the experimental results of the 
fabricated prototype. All channels were set to 200 mV per 
division scale, and the maximum peak-to-peak amplitude 
of input signals was 1 Volt. The maximum frequency used 
was of 10 kHz.  
 
Fig. 8.  Experimental results of the modified wide range 
median filter. 
In the third presented topology, the modified wide 
range median filter, the same dimensions for n and p chan-
nel transistor were used, as well as bias currents of 10 nA. 
With respect to area requirements, this is significantly 
increased to 120 m x 70 m. By contrast, the estimation 
of the power consumed by this filter has no significant 
increase over the wide range median filter which, as previ-
ously presented, was estimated in 270 nW. The experi-
mental results of the prototype are shown in Fig. 8. As in 
the other two topologies characterization, all channels were 
set to 200 mV per division scale, and the maximum peak-
to-peak amplitude of input signals was 1 Volt. The maxi-
mum used frequency was 3 kHz. Figures 7 and 8 also show 
a reduction in the corner effect, because additional current 
mirrors help to maintain input transistors in weak-inversion 
saturation. 
4. Conclusion 
In this work, three analog median filters, where all 
their transistors operate at the deep weak-inversion region, 
have been described. For each case, experimental result for 
three-input median detectors obtained from a prototype 
fabricated in ON Semiconductors 0.5 m, validate the 
feasibility of the proposed topologies. Although topologies 
with better variation immunity operate at frequencies be-
low 10 kHz, experimental results for the other topology 
show operating frequencies up to 30 kHz. All the obtained 
maximum frequencies are in the range of in-pixel image 
processing applications. The very low power consumption 
of the described analog median filters (which were meas-
ured as low as 90 and 270 nW), besides their simplicity, 
allows the massive implementation of filter arrays for pre-
filtering applications in image processing processors. In 
fact, the reduced power consumption presented in this work 
has overcome the restrictions of the use of a median filter 
for each individual pixel, allowing the construction of mas-
sive parallel image acquisition systems. Despite the sim-
plicity of the presented circuits, the interconnection prob-
lem remains for median filters with an increased inputs 
number. In order to demonstrate the feasibility of those 
filters, some other masks with reduced neighborhood inter-
connection must be realized. 
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